



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/602,320	06/24/2003	Peter T. Larsen	80107.034US1	1015

7590

06/30/2005

LeMoine Patent Services  
c/o PortfolioIP  
P.O. Box 52050  
Minneapolis, MN 55402

EXAMINER
----------

PATEL, HETUL B

ART UNIT	PAPER NUMBER
----------	--------------

2186

DATE MAILED: 06/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/602,320

Applicant(s)

LARSEN, PETER T.

Examiner

Hetul Patel

Art Unit

2186

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 24 June 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-28 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-28 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 24 June 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

## **DETAILED ACTION**

1. Claims 1-28 are presented for examination.

### ***Specification***

2. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

In the instant application, the abstract is not within the range of 50 to 150 words.

Appropriate correction is required.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 5 and 6 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 5 and 6 recite the limitation "the listed actions" in them. There is insufficient antecedent basis for this limitation in these claims.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 3-9, 11-19 and 21-28 are rejected under 35 U.S.C. 102(b) as being anticipated by Terauchi (USPN: 5,862,147).

As per claim 1, Terauchi teaches a method comprising: issuing a blank check command (i.e. blank check operation) to a memory device (i.e. the flash memory 21 in Figs. 1-2); and reading a status bit (i.e. the bit(s) where the result is written in the second memory area 23 in Fig. 2) in the memory device to verify that at least a portion of the memory device is blank (e.g. see Col. 4, lines 36-58; Col. 5, lines 18-21 and Figs. 1-2).

As per claims 7, 13 and 19, see arguments with respect to the rejection of claim 1. Claims 7 and 19 are also rejected based on the same rationale as the rejection of the claim 1.

As per claim 3, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that issuing a blank check command comprises: issuing

a blank check setup command (i.e. step S42 in Fig. 4); and issuing a blank check confirm command (i.e. step S43 in Fig. 4) (e.g. see Col. 2, lines 36+ and Fig. 4).

As per claims 8, 21 and 27, see arguments with respect to the rejection of claim 3. Claims 8, 21 and 27 are also rejected based on the same rationale as the rejection of the claim 3.

As per claim 4, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that the method further comprising specifying a block (i.e. the block between the 'RESET' address and 'FULL' address specified) to blank check (e.g. see Fig. 5).

As per claims 5 and 6, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that the method further comprising repeating the listed actions for more than one block in the memory device, i.e. repeating the blank check steps for more than one and each flash memories (blocks) on the wafer (memory device) (e.g. see Fig. 1).

As per claims 22 and 28, see arguments with respect to the rejection of claims 5-6. Claims 22 and 28 are also rejected based on the same rationale as the rejection of the claims 5-6.

As per claim 9, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that reading a plurality of memory locations comprises reading each memory location in the at least one block (i.e. the block between the 'RESET' address and 'FULL' address specified) (e.g. see Col.2, lines 36+ and Fig. 5).

As per claim 11, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that receiving a blank check command comprises receiving an indication of a block to blank check, i.e. receiving the blank check command comprises whether a block is blank or not (e.g. see Col. 4, lines 36-38).

As per claim 12, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that reading a plurality of memory locations comprises reading memory locations (i.e. between the 'RESET' address and 'FULL' address) in the indicated block (i.e. the block between the 'RESET' address and 'FULL' address specified) (e.g. see Col.2, lines 36+ and Fig. 5).

As per claim 14, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that the memory device further comprising a status register (i.e. 23 in Fig. 2) adapted to signify that the at least a portion of the FLASH memory core (i.e. 21 in Fig. 1-2) is blank (e.g. see Col. 4, lines 36-58; Col. 5, lines 18-21 and Figs. 1-2).

As per claim 15, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that the control block (i.e. the combination of 24 and 25 in Fig. 2) comprises a state machine, i.e. containing states S41-S48 and S51-S55 (e.g. see Figs. 4-5).

As per claim 16, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that the control block (i.e. the combination of 24 and 25 in Fig. 2) comprises a microcontroller (i.e. 24 in Fig. 2).

As per claim 24, see arguments with respect to the rejection of claim 16. Claim 24 is also rejected based on the same rationale as the rejection of the claim 16.

As per claim 17, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that the memory device further comprising an external interface (i.e. 61 in Fig. 6) including a command register (i.e. the combination of R1 and R2 in Fig. 6) (e.g. see Fig. 6).

As per claim 25, Terauchi teaches the claimed invention as described above and furthermore, Terauchi teaches that the memory device further includes an external interface (i.e. 61 in Fig. 6) including a status register (i.e. 23 in Fig. 2) adapted to indicate whether the at least a portion of the memory device is blank (i.e. see Col. 5, lines 18-21; Col. 6, lines 7+ and Figs. 2 and 6).

As per claim 18, see arguments with respect to the rejection of claim 25. Claim 18 is also rejected based on the same rationale as the rejection of the claim 25.

As per claim 23, Terauchi teaches an electronic system comprising a direct conversion receiver (i.e. the pad 31f in Fig. 3 that receives the test control signals); a memory device (i.e. 21 in Fig. 2) including a FLASH memory core (i.e. 22 in Fig. 2) and a control block (the combination of 24 and 25 in Fig. 2) adapted to blank check at least a portion of the memory core; and a processor (i.e. 24 in Fig. 2) coupled to the direct conversion receiver and the memory device (e.g. see Figs. 2 and 3).

As per claim 26, Terauchi teaches an electronic system comprising a direct conversion receiver (i.e. the pad 31f in Fig. 3 that receives the test control signals); a FLASH memory device (i.e. 21 in Fig. 2); a processor (i.e. 24 in Fig. 2) coupled to the

direct conversion receiver and the FLASH memory device; and an article having a machine accessible medium (i.e. ROM not shown in the Fig. 2) holding instruction that when accessed result in the processor issuing a blank check command to the FLASH memory device and reading a status bit in the FLASH memory device (e.g. see Figs. 2 and 3).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 2, 10 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Terauchi in view of Salzman (USPN: 5,438,536).

As per claim 2, Terauchi teaches the claimed invention as described above. However, Terauchi does not teach about checking a busy bit. Salzman, on the other hand, teaches that the ready line of the flash memory, which indicates whether the particular flash memory is ready or not, i.e. whether it is busy or not is checked before providing an interrupt signal (e.g. see the abstract and claim 1). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement step of checking the busy bit in the memory device as taught by Salzman in Terauchi's method. In doing so, the busy bit can be checked before checking the status bit of the memory device to make sure the memory device is not



busy; and if the busy bit is indicating busy, then the status bit will not be valid at that time, i.e. it reduces the need for polling status bit of the memory device.

As per claim 20, see arguments with respect to the rejection of claim 2. Claim 20 is also rejected based on the same rationale as the rejection of the claim 2.

As per claim 10, Terauchi teaches the claimed invention as described above. However, Terauchi does not teach about setting a busy bit. Salzman, on the other hand, teaches that the ready line of the flash memory, which indicates whether the particular flash memory is ready or not, i.e. whether it is busy or not is set before providing an interrupt signal (e.g. see the abstract and claim 1). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement step of checking/setting the busy bit in the memory device as taught by Salzman in Terauchi's method. In doing so, the busy bit can be checked before checking the status bit of the memory device to make sure the memory device is not busy; and if the busy bit is indicating busy, then the status bit will not be valid at that time, i.e. it reduces the need for polling status bit of the memory device. Salzman also teaches the further limitation of clearing the busy bit (i.e. indicating the ready state) after writing (i.e. after completing the write or erase operation) the bit in the status register (e.g. see claim 1).

### ***Conclusion***

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2186

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184.

The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HBP  
HBP



**MATTHEW D. ANDERSON**  
PRIMARY EXAMINER